

# Going Vertical: Can GaN Compete above 650V?





Swansea University  
Prifysgol Abertawe

Prof. Mike Jennings  
[m.r.jennings@swansea.ac.uk](mailto:m.r.jennings@swansea.ac.uk)

Dr Jon Evans  
[j.e.evans@swansea.ac.uk](mailto:j.e.evans@swansea.ac.uk)

3<sup>rd</sup> July 2023






# Contents


- Moving away from silicon to WBG
  - Conduction losses
  - Switching losses
- Comparing Lateral and Vertical GaN
  - Pros and Cons
  - Scaling for breakdown voltage
- HEMT Derating
  - Reliability
  - Temperature
- The path to vertical GaN
  - Substrate choice
  - P-type GaN
- Commercial Vertical GaN today
  - Odyssey and NexGen
- Quasi-Vertical GaN Power MOSFETs



# Motivation to move to WBG Materials



Increase in  $E_g \rightarrow$  Higher  $E_c \rightarrow$  Thinner, lower resistivity drift region  $\rightarrow$  Lower  $R_{ds, on(sp)}$   $\rightarrow$  Reduced Conduction losses



$$R_{on-ideal} = \frac{4BV^2}{\varepsilon_s \mu_n E_c^3}$$



BFOM

1. T. P. Chow, "Wide bandgap semiconductor power devices for energy efficient systems," pp. 402-405, doi: 10.1109/WiPDA.2015.7369328.



# Scaling for WBG Devices

Lower  $R_{on,sp}$  ( $R_{on} A$ )  
↓  
Smaller Area for same current  
↓  
Lower Capacitance  
↓  
Faster Switching time  
↓  
Reduced Switching losses per cycle




$$C = \frac{\varepsilon_s A}{d}$$




# Comparing Lateral and Vertical GaN

Lateral Device: enhancement mode  
HEMT



Vertical Device: Trench MOSFET






- Low  $R_{on}$  due to high electron mobility in 2DEG
- Commercially available
- Zero  $Q_{RR}$  - no reverse recovery losses (no PN junction)
- Fast switching performance (low  $Q_G$ ,  $C_{GD}$ )
- Blocking voltage dependant on contact spacing
- No avalanche capability

- Standard MOS gate
- Blocking voltage independent of area – ideal for voltage scaling
- Avalanche Capability
- Mobility limited by channel
- Requires P-type doping




# Scaling for Blocking Voltage




1. M. Kuraguchi *et al.*, "Improvement of channel mobility and reliability in GaN-MOSFETs," 2019 CSW, pp. 1-2, doi: 10.1109/ICIPRM.2019.8819114.
2. Hirotaka Otake *et al.*, "GaN-Based trench gate MOSFETs with over 100  $\text{cm}^2/\text{Vs}$  channel mobility", 2007 *Jpn. J. Appl. Phys.* 46 L599
3. Ryo Tanaka *et al.*, "Mg implantation dose dependence of MOS channel characteristics in GaN double-implanted MOSFETs ", 2019 *Appl. Phys. Express* 12 054001



# Scaling for Blocking Voltage





- ✓ HEMTs have superior  $R_{ds,\text{on(sp)}}$  as  $\mu_{\text{2DEG}}$  is far higher than  $\mu_{\text{fe}}$
- ✗ Scaling laterally for breakdown voltage results in larger die sizes than vertical GaN above 650V





# HEMTs: Derating Issues

- Due to the structure of HEMTs, consistent high fields can be experienced in passivation layers between the gate and drain electrodes
- Breakdown in dielectric is destructive, unlike impact ionization in a semiconductor
- Time dependant dielectric breakdown (TDDB) is also a concern -> further derating




*Simulated Electric field profile in a HEMT  
at  $V_{ds} = 400\text{V}$ ,  $V_{gs} = 0\text{V}$ .*



# Comparing to SiC Trench MOSFETs

- SiC Trench MOSFETs mature technology nodes which compete with HEMTs today at 650V
- However lower  $E_c$ ,  $\mu_{FE}$  and  $\mu_d$  result in GaN trench MOSFETs having better ideal performance
- Are these values realistic?


Parameter	4H-SiC	GaN
$E_c$ (MV/cm)	2.49	3.19
$\mu_d$ (cm <sup>2</sup> /Vs)	720	1000
$\mu_{FE}$ (cm <sup>2</sup> /Vs)	40	100-173 [1-3]




1. M. Kuraguchi *et al.*, "Improvement of channel mobility and reliability in GaN-MOSFETs," 2019 CSW, pp. 1-2, doi: 10.1109/ICIPRM.2019.8819114.
2. Hirotaka Otake *et al.*, "GaN-Based trench gate MOSFETs with over 100 cm<sup>2</sup>/Vs channel mobility", 2007 *Jpn. J. Appl. Phys.* 46 L599
3. Ryo Tanaka *et al.*, "Mg implantation dose dependence of MOS channel characteristics in GaN double-implanted MOSFETs", 2019 *Appl. Phys. Express* 12 054001



# High Temperature Operation



- Due to the nature of the 2DEG channel in HEMTs, elevated temperature significantly increases  $R_{ds,on}$






# Choosing a Substrate for Vertical GaN

Property	GaN on Si	GaN on SiC	GaN on GaN
Defect Density ( $\text{cm}^{-2}$ )	$10^9$	$10^8$	$10^3$ to $10^6$
Lattice Mismatch (%)	17	3.5	0
CTE Mismatch (%)	54	25	0
Layer Thickness ( $\mu\text{m}$ )	<5	<10	>50
Breakdown Voltage (V)	<1000	<2000	>5000
Off-state Leakage	High	High	Low
Device Types	Lateral	Lateral, vertical possible	Vertical
Available Size	8"	6", 8" on horizon	4", 6" on horizon
Cost	\$	\$\$	\$\$\$





# P-type GaN Issues



P-type GaN is required to form the P-base region of the MOSFET

- P-type GaN is grown using Mg as an acceptor
- Activation typically lies around **1-3%** due to:
  - Decomposition of GaN above 1473K [1]
  - 150-200meV activation energy of Mg [2]



Sample	A	B	C	D	E
Mg target Conc. ( $10^{19}\text{ cm}^{-3}$ )	3	2.6	2.3	1.8	1.2
$V_{th}$ (V)	7.75	7.53	7.05	5.21	4.7
$I_{ds,MAX}$ ( $\text{A}/\text{cm}^2$ )	400	635	713	1261	2605
$R_{ds,ON(sp)}$ ( $\text{m}\Omega \cdot \text{cm}^2$ )	4.83	2.95	2.39	1.66	0.89

Results from a study on the effect of Mg Conc. on on-state performance. [3]


1. Sakurai, H et al, "Highly effective activation of Mg-implanted p-type GaN by ultra-high-pressure annealing", 2019, *Applied Physics Letters*, 115(14), p.142104.

2. Pu, T et al, "Review of recent progress on vertical GaN-based PN diodes", 2021 *Nanoscale Research Letters*, 16(1), pp.1-14

3. R. Zhu et al, "Effects of p-GaN Body Doping Concentration on the ON-State Performance of Vertical GaN Trench MOSFETs" 2021, *IEEE Electron Device Letters*, 42(7), pp. 970-973.



# Commercial Vertical GaN Today



Example vertical GaN JFET design


There are two companies currently manufacturing vertical GaN power devices:

Parameter	NexGen	Odyssey
Technology	Vertical GaN JFET	Vertical GaN JFET
Blocking Voltage (V)	1200	650,1200
Current Rating (A)	35	10
$R_{ds,on}$ at 25°C (mΩ)	60	-
Method of achieving P-type	Epitaxial	Implant
Package	8x8 DFN	8x8 DFN
Development Stage	-	Delivered first samples to customers Q1 2023




# Quasi-Vertical GaN-on-SiC MOSFETs

- Initially aiming for **200V** for 48V mild HEV DC-DC converter applications
- 2.5um drift layer



Region	Thickness (μm)	Doping (cm <sup>-3</sup> )
N+ Source	0.02	$5 \times 10^{18}$
N Source	0.2	$5 \times 10^{18}$
P Body	0.4	$3 \times 10^{19}$
N- Drift	2.5	$1 \times 10^{17}$
N+ Drain	0.5	$1 \times 10^{19}$
SiC Substrate	350	Semi-Insulating









(a) Top down mask layout of q-vert MOSFET (b) Image of fabricated device

# Quasi-vertical GaN MOSFET – DC Characteristics



Swansea University  
Prifysgol Abertawe



1. Evans, J. et al, 2023. Fabrication of Quasi-Vertical GaN-On-SiC Trench MOSFETs. *Key Engineering Materials*, 945, pp.61-66.


## 12 finger devices (1x1mm)

- $V_{th} \approx 9 \text{ V}$
- $I_{max} \approx 250 \text{ mA}$
- $R_{ds,sp} \approx 8 \text{ m}\Omega \cdot \text{cm}^2$
- $V_{br} \approx 220 \text{ V} (90 \text{ V}/\mu\text{m})$






# 2D TCAD Model of Q-Vert Device

- Simulation of current density in on-state looking at different gate trenches
- Asymmetric current distribution correlating with distance from drain contact
- Significant lateral current spreading through drift layer in more active gate trenches
- Does not take into account 3D effects – shows worst case scenario



# Conclusions

- **Key challenges for vertical GaN to overcome:**
  - Material quality - superior  $E_c$  compared with e.g. SiC?
    - Substrate dependant – availability of GaN substrates...
  - Are inversion layer mobilities of  $>100 \text{ cm}^2/\text{V.s}$  achievable?
- **HEMTs are not going anywhere!**
  - Advanced device structures to address challenges:
    - Polarised super junction
    - Parallel channel
    - GaN Ics
  - Can these be used to scale to voltages of 1.2kV?



Swansea University  
Prifysgol Abertawe

# Acknowledgements

- Dr Jon Evans
- Dr Matt Elwin
- PhD students – Mr Finn Monaghan, Mr Ben Jones, Mr Jacob Asher
- Compound Semiconductor Centre (CSC), IQE
- CS Connected
- Pegasus Chemicals
- SPTS (KLA Company)



Royal Academy  
of Engineering

Thank you for your time, any questions?