Ultra High Voltage Power Electronics:

Realising the Full Potential of SiC Devices Rated at 10 kV+

Prof Peter Gammon, University of Warwick

University of Warwick: Arne Benjamin Renz, Tianxiang Dai, Marina Antoniou, Vishal Shah, Guy Baker, Richard McMahon, Phil Mawby.

University of Nottingham: Neophytos Lophitis

University of Cambridge: Tanya Trajkovic, Amit Tiwari, Florin Udrea

Newcastle University: Jesus Urresti, Anthony O'Neill, Nick Wright

Coventry University, UK: Samuel Perkins













EPSRC CPE Switch Optimisation Theme: Contents

1. Introduction and Background to UHV SiC Devices

2. SO Theme Innovation & Achievements

3. Results: So do they work?!





EPSRC CPE Switch Optimisation Theme: Contents

1. Introduction and Background to UHV SiC Devices

2. SO Theme Innovation & Achievements

3. Results: So do they work?!





Silicon Carbide: A maturing Industry

SiC is one of the revolutionary "wide-bandgap" semiconductors.

Like GaN, it has a high critical electric field allowing it to support high voltages, in very thin drift regions.

This means that a 1200V SiC MOSFET has a set of device characteristics (R_{DSON}, switching) similar to a 150 V Si MOSFET!

Chip Manufacturers are now getting to grips with SiC and the industry – from substrates, epitaxy, fabrication to packaging – is becoming established.









Engineering and Physical Sciences Research Council

Silicon Carbide: Fundamentals

The high critical field of SiC can be exploited in one of two ways, by maximising breakdown voltage, or by minimising device resistance



Fundamental SiC Properties compared to Silicon





Silicon Carbide: Enabling EV

The properties of SiC MOSFETs are being utilised by EV manufacturers to produce small, light and highly efficient inverters, reducing battery weight and extending range.







 $\label{eq:http://www.rohm.com/web/global/news-detail?news-title=rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-full-sic-power-modules-to-formula-e-racing-team-venturi&defaultGroupId=false_rohm-supplies-false_rohm-supplies-false_rohm-supplies-false_rohm-supplies-false_rohm-supplies-false_rohm-supplies-false_rohm-supplica-false_rohm-s$

Silicon Carbide: Maximising Potential

Today's SiC market barely scratches the surface of its potential market. HV MOSFETs, IGBTs and thyristors, all open up other applications from solar and traction, to HVDC and the grid.



Fundamental SiC Properties compared to Silicon





10 kV SiC MOSFETs and IGBTs

10 kV was selected as a transition voltage between unipolar and bipolar SiC devices with prospective applications in a number of high voltage applications including the grid, solid state transformers and HVDC.

The project was to involve two full development cycles from simulation, fabrication and testing.

Gate

Metal

Oxide

Metal

Drain

Source

Metal

N+

Source

Metal

P+ Body Diode/

N- Drift

N+ Substrate

Channel

N+

SO Theme: Maximising the potential of SiC

Begun in 2018, the goal of the Switch Optimisation Theme was to develop the SiC devices of tomorrow, IGBTs and MOSFETs rated to 10 kV.





EPSRC CPE Switch Optimisation Theme: Contents

1. Introduction and Background to UHV SiC Devices

2. SO Theme Innovation & Achievements

3. Results: So do they work?!









only N+ Substrates available

The innovation of the SO theme will be discussed as we go through the IGBT fabrication process!







1. Forming a P+ injector with only N+ Substrates available

2. High quality, high carrier lifetime SiC drift region

- Starting point is a 350 µm N+ 4H-SiC substrate.
- All the device layers are grown epitaxially in a CVD reactor – on the substrate surface.
- However, all SiC has a large number of crystal defects – carbon vacancies
- These lower the carrier lifetime, reducing conductivity modulation.







1. Forming a P+ injector with only N+ Substrates available

2. High quality, high carrier lifetime SiC drift region

We therefore developed our own "Lifetime enhancement technique".





Forming a P+ injector with only N+ Substrates available
High quality, high carrier lifetime SiC drift region

- We therefore developed our own "Lifetime enhancement technique".
- First, carbon was implanted into the surface
- Then driven through the drift region with a 4 hour anneal.





Forming a P+ injector with only N+ Substrates available
High quality, high carrier lifetime SiC drift region

- We therefore developed our own "Lifetime enhancement technique".
- First, carbon was implanted into the surface
- Then driven through the drift region with a 4 hour anneal.
- Carrier lifetime is expected to improve from 1 µs to 3-4 µs, maximising the conductivity modulation of the 100 µm drift region.
- Wafers with and without the lifetime enhancement are being produced for benchmarking.

Underpinning Research



- 3. Maximising device robustness and reliability
- **4.** Optimising the frontside gate design
- Several iterations of device simulation led to a large matrix of design splits. These looked at various channel lengths, JFET widths, source contacts and termination designs.



"JTE" Termination samples Novel Trench p-ring chips



These were all embedded into a full 4" wafer process to develop over 1500 IGBTs (or MOSFETs) per wafer.









Engineering and Physical Sciences Research Council

- 3. Maximising device robustness and reliability
- **4.** Optimising the frontside gate design
- The first "front-side" fabrication step was to implant the P type and N type regions, across the full 4" wafer.
- This included the source contacts...





3. Maximising device robustness and reliability

- **4.** Optimising the frontside gate design
- The first "front-side" fabrication step was to implant the P type and N type regions, across the full 4" wafer.
- This included the source contacts...

...and the P-well contacts.





The UPE2: SO Theme IGBT

The novel p-well was simulated to minimise switching losses and maximise the robustness of the IGBT to short circuit faults

- 3. Maximising device robustness and reliability
- **4.** Optimising the frontside gate design
- The first "front-side" fabrication step was to implant the P type and N type regions, across the full 4" wafer.
- This included the source contacts... ...and the P-well contacts.
- "Conventional" SiC MOS Gate processing follows to form 1 the SiO₂ and metal region on the IGBT (or MOSFET) top surface.







1. Forming a P+ injector with only N+ Substrates available

- Until now, the processing has continued with the original 350 µm N+ substrate still remaining on the backside of the wafer.
- This retained the rigidity of the wafer during processing.





1. Forming a P+ injector with only N+ Substrates available

- Until now, the processing has continued with the original 350 µm N+ substrate still remaining on the backside of the wafer.
- This retained the rigidity of the wafer during processing.
- Now, the substrate can be removed.



POWER ELECTRONICSUK Underpinning Research

1. Forming a P+ injector with only N+ Substrates available

- The majority of the substrate can be removed via CMP polishing on the full wafer.
- This leaves a few microns of the substrate and epi buffer.





N- Drift Region

P+ Injector

1. Forming a P+ injector with only N+ Substrates available

 The rest of the substrate and the epi buffer layer can be removed in-house on individual chips using RIE/ICP etching

104.7 um

8.76 µm

The P+ injector is reduced to 9 μm

SEM image of SiC epi layers post RIE/ICP Etching





5. Optimising the termination regions for 10 kV

- Novel termination designs are required to achieve V_{BD}>10 kV
- Over 27 different designs are being trialled including:
 - P-rings and Trench P-rings, two-zone hybrid JTEs¹,
 - Our novel Trench-Assisted Space-Modulated JTE².



¹S. Perkins *et al.*, "Optimal edge termination for high oxide reliability aiming 10kV SiC n-IGBTs," *2019 IEEE 12th International Symposium on Diagnostics for Electrical Machines, Power Electronics and Drives (SDEMPED)*, 2019, pp. 358-363

²T. Dai et al, "A Compact Trench-Assisted Space-Modulated JTE Design for High-Voltage 4H-SiC Devices," IEEE Trans. Elec. Dev., 68, 3, 1162, 2021.

The UPE2: SO Theme IGBT **Trench P-Rings** Emitter N+ P+ P+ P+ P+ P + P + **P**+ **Retrograde P Well** N- Drift Region N+ Field Stop Layer P+ Injector Collector

EPSRC CPE Switch Optimisation Theme: Contents

1. Introduction and Background to UHV SiC Devices

2. SO Theme Innovation & Achievements

3. Results: So do they work?!





EPSRC CPE Switch Optimisation Theme: Results

Do they work?!



10 kV MOSFETs: Initial Transfer and Output Characteristics

EPSRC CPE Switch Optimisation Theme: Results

Do they work?!

Yes! The early signs are good. The final IGBTs will be finished in Sept 2021, but we can reveal some early test results from Gen2. First the MOSFETS!







10 kV MOSFETs: Reverse Characteristics



Reverse Characteristics show that the same devices can reach a **breakdown voltage** of 10 kV depending on gate design.

EPSRC CPE Switch Optimisation Theme: Results

Do they work?!

Some early IGBT results...



10 kV IGBTs: Initial Transfer and Output Characteristics

Output Characteristics from small area test cells show the typical **2.5 V built in potential**

Transfer Characteristics show a threshold voltage of 6-8 V.

Reverse Characteristics show potential, but are a work in progress!

EPSRC CPE Switch Optimisation Theme: Summary

Switch Optimisation Theme: Maximising the potential of SiC

- Begun in 2018, the goal of the Switch Optimisation Theme was to develop the SiC devices of tomorrow, IGBTs and MOSFETs rated to 10 kV.
- Over two design and development processes, a number of novel processes have been achieved:
 - A design process to produce and compare 1500 MOSFETs and IGBTs
 - A lifetime enhancement technique
 - A new retrograde IGBT gate design aimed at maximising short circuit robustness
 - A number of innovative termination structures.
- SiC MOSFET results already show we have developed a 10kV device capable of 288 mΩ-cm².
- Work continues to finish the IGBT devices in Q3 2021, including maximising their V_{BD}



