



CPES
Center for Power Electronics Systems



The University of
Nottingham

EPSRC
Pioneering research
and skills


Medium-Voltage SiC Power MOSFET Packaging: An International Collaboration

*Christina DiMarino, Bassem Mouawad, Mark Johnson,
Dushan Boroyevich, Rolando Burgos*

July 5, 2018

Background


- **High-voltage (≥ 10 kV) silicon carbide (SiC) devices increase the **power density** and reduce the **complexity** of high-power systems.**
- Applications: urban distribution, wind turbines, more-electric ships
- Objective: develop an **optimized package for 10 kV SiC MOSFETs**





1st-Gen. 10 kV, 120 A SiC MOSFET Module Testing



PEBB 6000



10 kV, 120 A SiC MOSFET/JBS Module



Objective:

To develop a *high-density, high-speed, 10 kV SiC MOSFET power module.*

Challenges:

- I. High Density + High Voltage = **High Electric Field**
- II. Fast Switching = **Voltage Overshoot, Current Imbalance, EMI**
- III. High Density + High Power = **High Heat Flux Density**



The University of
Nottingham



EPSRC

Engineering and Physical Sciences
Research Council








The University of
Nottingham

Substrate Design: Electric Field Reduction





Simulated Electric Field



➤ *>50 % decrease in peak electric field*

Substrate Attach: Large-area Ag Sintering (250 °C, 5 MPa)


XCT scan of DBA-DBA attach (50 x 50 mm)





➤ **0.11–0.14 K/W thermal resistance**

Die Attach: Pressure-less Ag Sintering (230 °C for 90 min)

X-ray image of die attach layer





10 kV, 350 mΩ SiC MOSFET



➤ *Low voiding content and 18.4 MPa bonding strength*

Interconnect: Molybdenum Posts Instead of Wire Bonds

Material CTE Comparison





0 20 40 (mm)

➤ *Molybdenum increases reliability*

Post Attach: Ag Sintering

Sintered molybdenum posts to 10 kV MOSFET




0 20 40 (mm)

➤ *>20 MPa bonding strength to die, >30 MPa to DBA*

Top DBA Attach: Sn10/Pb88/Ag2 Solder Paste

X-ray image of die, posts, and DBA in assembled module



0 20 40 (mm)

➤ *Good alignment is achieved during assembly*

Wire-bond-less 10 kV SiC MOSFET Power Module




$$L_{power} = 4 \text{ nH}^*$$

$$L_{gate} = 4 \text{ nH}^*$$

*for each MOSFET

18 W/mm³
power density




0 20 40 (mm)

➤ **Low, symmetrical inductance and 4x higher density**


10 kV, 350 mΩ SiC MOSFET Module Prototype

Mo Posts





DBA3
DBA4

DBA1
DBA2



Spring Terminals




Decoupling Capacitors



- **4 nH** L_{power} & L_{gate}
- **18 W/mm³**
- **0.38 K/W** $R_{\text{th,j-a}}$

Integrated Direct-Substrate, Jet-Impingement Cooler

Thermal Management





Jet impingement cells



➤ **0.38 K/W junction-to-ambient thermal resistance**

Double-Pulse Test Setup



30 kV
Power Supply



Decoupling Capacitors
(1.2 μ F, 6.6 kV)

Gate Driver

20 kV Passive
Probe (75 MHz)

Inductor

Double-Pulse Test Setup



20 kV Passive Probe (75 MHz)

300 V Passive Probe (1 GHz)

Decoupling Capacitors (1.2 μ F, 6.6 kV)


Gate Driver

Module


Inductor




10 kV Prototype DPT



13 ns → 260 V/ns




45 ns → 83 V/ns





$$R_{G,ON} = 0.33 \, \Omega, R_{G,OFF} = 0.17 \, \Omega, I_D = 20 \, \text{A}$$

➤ **13 ns switching at 5 kV**

Embedded Common-Mode Screen



Common-Mode Screen Analysis





$$Z_{screen} \ll Z_{gnd}$$

$$Z_{screen} = \omega L_{screen} + \frac{1}{j\omega C_D} + R_s \quad Z_{gnd} = \omega L_g + \frac{1}{j\omega C_{P2}} + R_g$$

$$\omega L_{screen} + \frac{1}{j\omega C_D} + R_s \ll \omega L_{gnd} + \frac{1}{j\omega C_{P2}} + R_g$$

- Low L_{screen}
- High C_D
- Low C_{P2}




10 kV, 117 mΩ SiC MOSFET Module Prototype



$$\omega L_{screen} + \frac{1}{j\omega C_D} + R_s \ll \omega L_{gnd} + \frac{1}{j\omega C_{P2}} + R_g$$

$$L_{screen} = 2 \text{ nH}; C_D = 680 \text{ pF}; C_{P2} = 160 \text{ pF}$$




Common-Mode Screen Waveforms



$$R_G = 0 \Omega, I_D = 20 \text{ A}$$

➤ **10x lower ground current**




Electric Field Reduction



Case	Partial Discharge Inception Voltage (rms)	
	Air	Silicone Gel
Single DBA	1.7 kV	7.4 kV
Stacked DBAs (middle floating)	1.7 kV	7.6 kV
Stacked DBAs (middle at half the applied voltage)	2.6 kV	>10.5 kV




➤ *>50 % higher partial discharge inception voltage*

Electric Field Reduction at the Module Terminals




Electric field strength of air = 3 MV/m

Electric Field Reduction at the Module Terminals



Electric field strength of air = 3 MV/m




With Field-Grading Plate

Summary and Future Work


• Summary

- **4 nH** power- and gate-loop inductances
- **18 W/mm³** power density (4 W/mm³ with cooler)
- **0.38 K/W** (26 mm²•K/W) junction-to-ambient R_{th}
- **13 ns** switching at 5 kV
- **10x** reduction in common-mode current
- **>50 %** higher partial discharge inception voltage







• Future Work

- Electromagnetic interference evaluation
- Wire bond module switching tests



Comparison of *Multi-chip* 10 kV SiC MOSFET Modules

	<p>10 kV, 120 A</p> <p>POWEREX</p> <p>2011</p> <p>12 MOSFETs, 6 JBS</p> 	<p>10 kV, 240 A</p> <p>Wolfspeed</p> <p>2016</p> <p>18 MOSFETs</p> 	<p>10 kV, 60 A</p> <p>CPES The University of Nottingham</p> <p>2017/2018</p> <p>3 MOSFETs</p> 	<p>10 kV, 60 A</p> <p>CPES The University of Nottingham</p> <p>2017/2018</p> <p>3 MOSFETs</p> 
L_{power}	29 nH	15.8 nH	8.6 nH	4.4 nH → 4x lower ✓
L_{gate}	3.6 nH	--	8.7 nH	3.8 nH → 2x lower ✓
C_{hs}	370 pF	--	65 pF	45 pF → 2x lower ✓
Power Density	0.99 W/mm ³	4.2 W/mm ³	7.0 W/mm ³	18.1 W/mm ³ → 4x higher ✓

Acknowledgments

Amy Romero (VT)

Bassem Mouawad (UoN)

DOWA

Dushan Boroyevich (VT)

Engineering and Physical Sciences Research Council (EPSRC)

G.Q. Lu (VT)

HDI Mini-Consortium Members

Jianfeng Li (UoN)

Ke Li (UoN)

Mark Johnson (UoN)

Meiyu Wang (TJU)

Office of Naval Research (ONR)

Ray Li (HRL)

Robert Skuriat (UoN)

Rolando Burgos (VT)

Rolls-Royce

Shan Gao (VT)

Wolfspeed

Yansong Tan (TJU)

Yue Xu (VT)

Zhenwen Yang (TJU)