

High Power Density and High Voltage: New Frontiers of Power Electronics Enabled by WBG Power Devices


Alex Q. Huang, Ph.D., IEEE & NAI Fellow
Dula D. Cockrell Centennial Chair in Engineering
Semiconductor Power Electronics Center (SPEC)
The University of Texas at Austin
aqhuang@utexas.edu
<http://Spec.ece.utexas.edu>



- Achieving Zero Switching Loss in Power Switch
 - Hard-driven concept
- High Density Power Electronics
- High Voltage (Medium voltage) Power Electronics
- Conclusions

Contributions by many current and formers
students are gratefully acknowledged

Power Semiconductor Devices: Waves of innovations




Si device concepts are settled on several well established concepts

- thyristor (symmetric and asymmetric, forced turn-off or line commutated)
- IGBT
- MOSFET (or other FET variations)
- Schottky diode/PN junction diode

Next major trend: move from Si to WBG

MOSFET (or FET variations) is the dominant device concept



$$R_{on-sp} = \frac{4BV^2}{\mu\epsilon E_c^3}$$

$E_c(\text{Si}) = 0.3 \text{ MV/cm}$


$E_c(\text{SiC}) = 2.2 \text{ MV/cm}$

$$R_{on-sp} = \frac{BV * C_p}{2\mu\epsilon E_c^2}$$


SiC MOSFET: Achieved 100X reduction over Si and 10X over Si SJ
 Not much improvement over Si IGBT

Current Density & Chip Size

$$J = \sqrt{\frac{\square T}{R_{jc-sp} * R_{on-sp}}}$$



Vertical SiC MOSFET




Device capacitance?

- $C_{gs} \sim C_{ox} * A_{chip}$
- $Q_{oss} \sim \epsilon * E_c * A_{chip}$
- $C_{oss} \sim E_c$

- C_{gs} decrease as A_{chip} decreases
- Output capacitance is smaller only if chip size is 10X smaller

Chip Size Reduction is the Key

600V GaN HEMT/HFET Devices: Lateral Device Structure



Advantage over SiC

- ❑ High mobility 2DEG channel ($2 \times 10^{13}/\text{cm}^2$, $1500 \text{cm}^2/\text{V}\cdot\text{s}$)
 - Enabled Lower channel resistance
 - Support even lower BV device ($<100\text{V}$)
- ❑ Even lower capacitance due to lateral structure
- ❑ Lower gate drive voltage
 - Low gate charge hence gate loss is low even in MHz
 - C_{gs} scale with feature size and chip size

A Closer Look at Ron, Capacitance, Qrr

600V Devices Compared

600V FETs	Ron (mohm)	Ciss (nF)	FOM 1 (Ron*Ciss)	Coss (nF)@400V	FOM2 (Ron*Coss)	Qrr(uC)	FOM3 (Ron*Qrr)
Si SJ	37	7.24	267	0.38	14	36	1332
SiC MOS	120	1.2	144	0.09	10.8	0.053	6.3
GaN HFET	25	.52	13	0.13	3.25	0.113	2.8

Si SJ: Infineon IPW65R037C6. SiC MOSFET: Rohm SCT2120AF GaN HFET: GaNSystem GS66516T


• Gate loop is getting faster & faster

Drain loop
dV/dt increase?
dV/dt ~ I/C = J/C_{sp}

Reverse recovery charge/loss
Basically eliminated in WBG devices


SiC Packaging Inductance Limiting the Speed

Need large R_g to damp the gate loop. Making it slower





Conventional package (TO-247 or TO-220) can introduce **stray inductance** to the circuit in all three terminals.

Speed Impacts Loss



Simulation condition:
 $V_{gs} = -5, 20V$; $V_{ds} = 800, 0V$; $I_d = 0, 20A$.






All parasitic inductance need to be reduced to take advantage of a smaller die SiC switch




Reducing L_g and I_d , L_s

- Monolithic Driver + Power MOSFET Integration
- Module level integration

ANSYS
ANSYS Q3D Extractor

Design	Gen-I	Gen-II	Gen-III
Power Loop Inductance (nH)	11.3	7.3	3.4









Module#	SiC MOSFET	Gate driver	Turn-on gate loop	Turn-off gate loop
1	1200V 80mΩ	A (2.5A/5A)	7.73 nH	6.07 nH
2	1200V 80mΩ	B (14A)	5.00 nH	5.69 nH
3	900V 65mΩ	A (2.5A/5A)	7.73 nH	6.07 nH

Room to further reduction


Zero Turn-off Loss (hard driven SiC)

80 mohm 1200VC SiC MOSFET, $R_{g,ext}=0$, $V=800V$, $I=10A$








Q_{th} Q_{gp} $Q_{g2} = Q_{gp} + Q_{gd}$ Q_g



Traditional Q_g plot with gate dominated by Q_{gd} charging/discharging process
 Turn-on and turn-off use the same Q_g - V_{gs} plot

$$I_{load} * R_g \leq (V_{th} + V_{g, min}) \frac{(C_{oss} + C_{parasitic})}{C_{gd}}$$

3.38 MHz operation of 1200V SiC MOSFET (with ZVS turn-on)



Demonstrated almost zero switching loss

➤ Hard switching application

$$E_{on} = E_{on}(\text{measured}) + E_{oss} + E_{oss}(\text{diode} + \text{load cap})$$

$$E_{off} = E_{off}(\text{measured}) - E_{oss} \sim 0 \text{ within ZTL region}$$

$$E_{total} = E_{on} + E_{off} = E_{on}(\text{measured}) + E_{off}(\text{measured}) + E_{oss}(\text{diode} + \text{load cap})$$

$$\text{Gate drive loss} \sim f_s \cdot V_g \cdot Q_g \text{ (favors GaN)}$$

➤ ZVS soft switching application

$$E_{on} \sim 0$$

$$E_{off} = E_{off}(\text{measured}) - E_{oss} \sim 0 \text{ within ZTL region}$$



$$E_{total} = E_{on} + E_{off} = 0$$

$$\text{Gate drive loss} \sim f_s \cdot V_g \cdot Q_g \text{ (favors GaN)}$$

- **Switching frequency is less or no longer a constraint**
- **Ron can go down so RMS current less a concern (FOM=\$*mohm)**

Integrating Driver With the GaN (hard driven GaN)


650V GaN turn-off waveform



Navitas GaN

- **Zero Turn-off Loss (ZTL)** can be achieved in hard-driven GaN
- Turn-on loss can be eliminated by Zero Voltage Switching (ZVS)

Motivation: Increasing Power Density




- Power density= $PD=Po/Volume$
 - $R_{ja} \sim 1/(\text{useful surface area}) = 1/[K*Volume]$
 - $P_{loss} = (T_{jmax}-T_a)/R_{ja} = (T_{jmax}-T_a)*K*Volume$
 - So $PD=[Po/P_{loss}] *K* (T_{jmax}-T_a)$
- Reducing losses
(Conduction & Dynamic) Packaging? Increasing junction temperature

GaN Packaging Advantage for High Density

Power GaN packaging roadmap

(Source: Power GaN 2017: Epitaxy, Devices, Applications, and Technology Trends 2017 report, Yole Développement, October 2017)

- Easier for low parasitic layout
- Easier for low profile design
- Easier for fast driving



Topside Cooling GaN

ALL Switch GaN Power Switch - DAS-02265-001

V22N65A




Key Performance Parameters

Parameter	Value
V_{DS} (V)	650
$R_{DS(on)}$ (m Ω)	22
Q_G (nC)	41
$I_{D,pulse}$ (A)	180
I_D (A)	80



HDPE Example: AC-DC Power Conversion


Power (kW)





- **Vo=400Vdc**
- **Vin=universal AC inout**

Bridgeless Totem-Pole PFC

- Reverse recovery issue of Si Super-Junction MOSFETs is the major concern for hard-switching operation of this topology.
- Soft-switching significantly increases the control complexity and the reliability is also a concern.
- With GaN or SiC devices, this topology can work under hard-switching conditions.
- Hybrid GaN/Si solution lowers cost!




CCM (Hard Switching) vs TCM (Soft Switching)

	 <p>CCM</p>	 <p>TCM</p>
Conduction Loss	Low	High
Switching loss	higher (hard switching)	Very low (soft switching)
Switching frequency	Low (around 100kHz)	High (100kHz~3MHz)
Efficiency	High	High
dv/dt noise	High	Low
EMI filter size	Medium (Easy to predict)	Small (Hard to predict)
Density	Medium	High
Control Complexity	Low	High

- TCM has more potential for high density


PFC Hardware Implementation (3.2 kW TCM Totem-Pole PFC)

- Parameters: $L = 9.5\mu\text{H}$, $C_{oss} = 120\text{pF}$, $V_{in} = 240\text{V/AC}$, $V_o = 400\text{V}$,
 $T_{ZVS_min} = 30\text{ns}$, $f_{sw_max} = 1.5\text{MHz}$. $P = 1.6\text{kW}$ for each phase; 2-Phases



With frequency clamping

- Modular GaN PFC power stage
- Each phase: $3.7 \times 1.6 \times 0.7\text{inch}^3$ or 386 W/in^3







Navitas

- NV6117, 650V, 120mohm


✓ $7.9 \times 1.8 \times 1.8\text{inch}^3$, 130W/inch^3

99% PFC Efficiency Achieved

- Parameters: $L=9.5\mu\text{H}$, $C_{oss}=120\text{pF}$, $V_{in}=240\text{V/AC}$, $V_o=400\text{V}$,
 $T_{ZVS_min}=30\text{ns}$, $f_{sw_max}=1.5\text{MHz}$. $P=1.6\text{kW}$ for one phase




All GaN 3.2 kW power supply unit



- Achieving high power by device parallel /multiphase
- Achieving low loss by ZVS and ZTL
- Frequency fsw becomes a design variable for power density

▪ 3.2 kW All-GaN Power Supply Unit (PSU)

- $V_{ac}=240V$, $P_o=3200W$, $V_o=48V$, Power Density= $60W/in^3$




 **Navitas**


□ NV6117, 650V, 120mohm

2x 600V-GaN-HEMTs are paralleled


3.2 kW All-GaN Power Supply Unit (PSU)




Transformer design



1 turn transformer secondary winding and 80V GaN SRs ($I_{pk}=100A$)




8 turns transformer primary windings




primary $C_p=60pF$


Efficiency Summary of 3.2kW GaN Power Supply



SPEC How about HV SiC MOSFET

Semiconductor Power Ele







$$R_{on} = R_0 \left(\frac{T_j}{T_0} \right)^2$$

$$R_0 = 0.875 \Omega \quad T_0 = 348.16 K$$

$$Q_{oss} = 4.08 \cdot 10^{-9} \sqrt{V_{ds}} + 24.8 \cdot 10^{-12} V_{ds} \text{ (nC)}$$

Output Charge of 15kV SiC MOSFET & JBS






SPEC 15 kV SiC MOSFET @20kHz-100kHz


Semiconductor Power Electronics Center

Higher DC link voltage, Better device utilization





Half Bridge/ZVS/Only two 15 kV MOSFET used
Total SiC die size=2 cm²

15 to 300 X improvements in FOM




10 kV DCX: Two 15 kV SiC MOSFETs



Power (W)


MVDC Application

MVDC Voltage: 10 to 20 kV



MVDC system diagram from ABB

Color Key:
Black: Generation
Blue: Transmission
Green: Distribution




Transformer History:
invented in 1886 by
William Stanley




- Designed for unidirectional power flow and century-old transformer technology with little controllability
- Requires a wide spectrum of products for power quality improvement (SVC, active filter, voltage regulator, DVR, etc.)
- Strong coupling and won't isolate harmonics/other disturbances
- Not friendly for integration of renewable energy source (DC-typed sources need more conversion stages, synchronization), EV, electronic load

[1] Electricity grid simple- North America" by United States Department of Energy, SVG version by User:J Jmessengerly - <http://www.ferc.gov/industries/electric/indus-act/reliability/blackout/ch1-3.pdf> Page 13 Title:"Final Report on the August 14, 2003 Blackout in the United States and Canada" Dated April 2004. Accessed on 2010-12-25. Licensed under Public domain via Wikimedia Commons http://commons.wikimedia.org/wiki/File:Electricity_grid_simple-_North_America.svg#mediaviewer/File:Electricity_grid_simple-_North_America.svg



- FREEDM System: Core concept behind NSF's ten-year ERC investment**




Modular Based Configuration, in which low voltage converters or devices are connected in series to share the voltage and power. Each of the cell can be type A to type E.



Xu She, Alex Huang, "Review of Solid state Transformer in the Distribution system: From components to Field application," in Energy Conversion Congress and Exposition (ECCE), Raleigh, NC, 2012, pp. 4077-4084.





60Hz
Transformer



Gen- 1 SST: Si-based
(6.5 kV IGBT 3kHz)



Gen- 2 SST: SiC-based (15
kV SiC MOSFET 10 kHz)




Gen- 3 SST:
SiC @ 40 kHz

Controls

**Topology
/magnetics**

Wide Bandgap Devices

- 7.2 kV single phase transformer for distribution system
- Numerous advanced features and smart functions




Type A-2: (Uni-directional)


- Use diode bridge to replace MOSFET bridge: cost effective if only unidirectional power flow is needed. **Only two HV SiC MOSFETs needed**

Advantages


- High efficiency: **one stage of high frequency power conversion** → Efficiency
- High power density: **40kHz~100kHz+no dc capacitors** → Power Density
- Only **two MF MV MOSFETs and ZVS guaranteed** → Reliability + Efficiency
- Current limit capability under over load conditions → Functionality
- Minimized system stored energy → Safety



60 Hz transformer efficiency




Conclusion: SST is approaching similar efficiency!





SiC bipolar devices are more suitable for high power and high temperature operation

22 KV P-GTO AND P-ETO




- Based on 22 kV p-GTO
- (three terminal device with voltage controlled turn-off and current controlled turn-on (I_g still required))




Ultra High Voltage Dynamic Tester

Excellent and Robust Turn-off Demonstrated

ETO Turn off @7kV 10A, 15A, 20A




ETO Turn off @15A 6kV, 7kV, 8kV





Slow first phase voltage rise
(Reason: NPN gain > PNP Gain)

Opportunity: Circuit Breaker

**1000A/cm² turn-off capability
(>20X time improvement over silicon) is possible**





<2 ms interruption time

- $t_1 - t_2$: mechanical switch delay: 1.5 ms;
- $t_2 - t_3$: cap limited dv/dt ($100A/0.5 \mu F \sim 200V/\mu s$) rise b/c, $\sim 40 \mu s$;
- $t_3 - t_4$: MOV clamped at 7 kV, drives current to zero, $\sim 105 \mu s$;
- $t_4 - t_5$: diode reverse recovery and oscillation, $\sim 100 \mu s$.

Conclusions

- **SiC/GaN both are promising for high power density/high frequency applications.**
 - GaN: low power application (<10 kW) at 600V or below utilizing unique packaging and small capacitance
 - SiC (600V to 1700V) with improved packaging, driving and soft switching, and high temperature (>200°C) will push the high dentistry boundary to higher power applications (10-100 KW)
- **SiC MOSFET can scale to ultra high voltage (>10 kV)**
 - Solid state transformer (SST) for grid edge, transform the century old grid into an active controlled power electronics grid
 - Other MV grid applications such as MVDC, MV charger, MV solar and storage etc. are emerging
- **SiC bipolar devices (IGBT and GTO/ETO) can scale to ultra high voltage (>10 kV) and high temperature (>200°C) impacting**
 - Solid state circuit breaker
 - HV pulse power application
 - MV Motor Drive
 - MMC HVDC