

High Power Density and High Voltage: New Frontiers of Power Electronics Enabled by WBG Power Devices

Alex Q. Huang, Ph.D., IEEE & NAI Fellow Dula D. Cockrell Centennial Chair in Engineering Semiconductor Power Electronics Center (SPEC) The University of Texas at Austin <u>aqhuang@utexas.edu</u> http://Spec.ece.utexas.edu







Achieving Zero Switching Loss in Power Switch Hard-driven concept High Density Power Electronics High Voltage (Medium voltage) Power Electronics Concelusione

Conclusions

Contributions by many current and formers students are gratefully acknowledged



Power Semiconductor Devices: Waves of innovations

3



Si device concepts are settled on several well established concepts

thyristor (symmetric and asymmetric, forced turn-off or line commutated) IGBT

MOSFET (or other FET variations)

Schottky diode/PN junction diode

Next major trend: move from Si to WBG

MOSFET (or FET variations) is the dominant device concept

AQ Huang, "Power semiconductor devices for smart grid and renewable energy systems", Proceedings of the IEEE, 2017





Current Density & Chip Size





Yole Developpement, 2012



Vertical SiC MOSFET



Device capacitance?

- Cgs ~ Cox*Achip
- Qoss ~ &*Ec*Achip
- Coss ~ Ec

- Cgs decrease as Achip decreases
- Output capacitance is smaller only if chip size is 10X smaller

Chip Size Reduction is the Key



Advantage over SiC

□ High mobility 2DEG channel (2x10¹³/cm², 1500cm²/V-s)

- Enabled Lower channel resistance
- Support even lower BV device (<100V)</p>
- □ Even lower capacitance due to lateral structure
- □ Lower gate drive voltage
 - Low gate charge hence gate loss is low even in MHz
 - Cgs scale with feature size and chip size



A Closer Look at Ron, Capacitance, Qrr

600V Devices Compared

| | 600V FETs | Ron (mohm) | Ciss (nF) | FOM 1 (Ron*C | iss) | Coss (nF)@400V | FOM2 (Ron*Cos | s) | Qrr(uC) | FOM3 (Ron*Qrr |) |
|-----------|--------------------------|-------------------|--------------|-----------------|-----------------------|---|------------------|------------------|---|-----------------------------------|------------|
| | Si SJ | 37 | 7.24 | 267 | | 0.38 | 14 | | 36 | 1332 | |
| | SiC MOS | 120 | 1.2 | 144 | | 0.09 | 10.8 | | 0.053 | 6.3 | |
| | GaN HFET | 25 | .52 | 13 | | 0.13 | 3.25 | | 0.113 | 2.8 ↑ | |
| | Si SJ: Infine | on IPW65R | 037C6. SiC | MOSFET | : Roh | Im SCT2120AF | GaN HFET: | GaN | NSystem GS6 | 6516T | |
| Ga fa: | ate loop i ster & fas | is gettin ster | g | D d d | vrair V/dt V/dt | / i loop i increase? i ~ I/C=J/C | sp | F C E V | Reverse harge/lo Basically VBG dev | recover ss elimina vices | y ted i |



SiC Packaging Inductance Limiting the Speed

Need large Rg to damp the gate loop. Making it slower



Conventional package (TO-247 or TO-220) can introduce stray inductance to the circuit in all three terminals.

US 20130175704 A1 Discrete power transistor package having solderless dbc to leadframe attach



Speed Impacts Loss



All parasitic inductance need to be reduced to take advantage of a smaller die SiC switch



Reducing Lg and Id, Ls

- Monolithic Driver + Power MOSFET Integration
- Module level integration



| Design | Gen-l | Gen-ll | Gen-III |
|-------------------------------|-------|--------|---------|
| Power Loop Inductance (nH) | 11.3 | 7.3 | 3.4 |









Gen-II Module Lg



| Module# | SIC MOSFET | Gate driver | Turn-on gate loop | Turn-off gate loop |
|---------|------------|----------------|-------------------|--------------------|
| 1 | 1200V 80mΩ | A (2.5A/5A) | 7.73 nH | 6.07 nH |
| 2 | 1200V 80mΩ | B (14A) | 5.00 nH | 5.69 nH |
| 3 | 900V 65mΩ | A (2.5A/5A) | 7.73 nH | 6.07 nH |
| | | | | |





Zero Turn-off Loss (hard driven SiC)

80 mohm 1200VC SiC MOSFET, Rg,ext=0, V=800V, I=10A





Condition for Zero Turn-off Loss





3.38 MHz operation of 1200V SiC MOSFET (with ZVS turn-on)







Demonstrated almost zero switching loss



SPEC Achieving Zero Switching Loss

> Hard switching application

 $E_{on} = E_{on}$ (measured)+ E_{oss} + Eoss (diode + load cap) $E_{off} = E_{off}$ (measured) $-E_{oss} \sim 0$ within ZTL region $E_{total} = E_{on} + E_{off} = E_{on}$ (measured) + E_{off} (measured) + Eoss (diode + load cap) Gate drive loss ~ fs*Vg*Qg (favors GaN)

> ZVS soft switching application

 $E_{on} \sim = 0$ $E_{off} = E_{off}$ (measured) $-E_{oss} \sim 0$ within ZTL region $E_{total} = E_{on} + E_{off} = 0$ Gate drive loss ~ fs*Vg*Qg (favors GaN)

- Switching frequency is less or no longer a constraint
- Ron can go down so RMS current less a concern (FOM=\$*mohm)



- Zero Turn-off Loss (ZTL) can be achieved in hard-driven GaN
- Turn-on loss can be eliminated by Zero Voltage Switching (ZVS)



Motivation: Increasing Power Density



> Power density=PD=Po/Volume

> Rja ~ 1/(useful surface area) = 1/[K*Volume]

> Ploss = (Tjmax-Ta)/Rja= (Tjmax-Ta)*K*Volume

So PD=[Po/Ploss] *K* (Tjmax-Ta)

Reducing losses (Conduction & Dynamic)

Packaging?

Increasing junction temperature



GaN Packaging Advantage for High Density

Power GaN packaging roadmap

(Source: Power GaN 2017: Epitaxy, Devices, Applications, and Technology Trends 2017 report, Yole Développement, October 2017)

- Easier for low parasitic layout
- Easier for low profile design
- Easier for fast driving SMD ZXAGAN TO GaN transistor Panasonic Possible future transphorm solution for majority of players: co-package Infineon GaN device with driver NER IC TEXAS dialog Navitas. Embedded die Low inductance, can go to high voltage More players are looking for this solution GaN Systems LGA/BGA:WLP Extremely low inductance LGA cannot be used for high voltage LGA eGaN FET

Dist Size: 1 Toron will Bran



Topside Cooling GaN

ALL Switch GaN Power Switch - DAS-02265-001 V22N65A





Key Performance Parameters

| Parameter | Value | | |
|----------------------------|-------|--|--|
| V _{DS} (V) | 650 | | |
| $R_{DS}(ON)$ (m Ω) | 22 | | |
| Q _G (nC) | 41 | | |
| I _{D,pulse} (A) | 180 | | |
| I _D (A) | 80 | | |



HDPE Example: AC-DC Power Conversion





Bridgeless Totem-Pole PFC

- Reverse recovery issue of Si Super-Junction MOSFETs is the major concern for hard-switching operation of this topology.
- Soft-switching significantly increases the control complexity and the reliability is also a concern.
- With GaN or SiC devices, this topology can work under hard-switching conditions.
- Hybrid GaN/Si solution lowers cost!



J. C. Salmon, "Circuit topologies for PWM boost rectifiers operated from 1-phase and 3-phase AC supplies and using either single or split DC rail voltage outputs," *Proceedings of APEC*'95, Dallas, TX, USA, 1995, pp. 473-479 vol.1.



CCM (Hard Switching) vs TCM (Soft Switching)

| | ССМ | TCM |
|---------------------|--------------------------|----------------------------------|
| | ↓ + t | l_{\downarrow} $\rightarrow t$ |
| Conduction Loss | Low | High |
| Switching loss | higher (hard switching) | Very low (soft switching) |
| Switching frequency | Low (around 100kHz) | High (100kHz~3MHz) |
| Efficiency | High | High |
| dv/dt noise | High | Low |
| EMI filter size | Medium (Easy to predict) | Small (Hard to predict) |
| Density | Medium | High |
| Control Complexity | Low | High |

• TCM has more potential for high density



*APEC 2018

PFC Hardware Implementation (3.2 kW TCM Totem-Pole PFC)

> Parameters: $L= 9.5 \mu H$, $C_{oss}=120 pF$, $V_{in}=240 V/AC$, $V_o=400 V$,

T_{ZVS_min}=30ns, *f_{sw_max}*=1.5MHz. P=1.6kW for each phase; 2-Phases



With frequency clamping

Modular GaN PFC power stage

Each phase: 3.7 x 1.6 x 0.7 inch³ or 386 W/in³







NV6117, 650V, 120mohm

7.9x1.8x1.8inch³, 130W/inch³



99% PFC Efficiency Achieved

> Parameters: $L=9.5\mu$ H, $C_{oss}=120$ pF, $V_{in}=240$ V/AC, $V_o=400$ V, $T_{ZVS_min}=30$ ns, $f_{sw_max}=1.5$ MHz. P=1.6kW for one phase













- Achieving high power by device parallel /multiphase
- Achieving low loss by ZVS and ZTL
- Frequency fsw becomes a design variable for power density



SPEC • 3.2 kW All-GaN Power Supply Unit (PSU)

Vac=240V, Po=3200W, Vo=48V, Power Density=60W/in³





3.2 kW All-GaN Power Supply Unit (PSU)





Si SBD EPC GaN2021 secondary Transformer design



1 turn transformer secondary winding and 80V GaN SRs (lpk=100A)





primary Cp=60pF

8 turns transformer primary windings



Efficiency Summary of 3.2kW GaN Power Supply





SPEC 15kV SiC MOSFET: 10-20X Higher in BV



Li Wang, Qianlai Zhu, Wensong Yu, Alex Q. Huang ,"A Study of Dynamic High Voltage Output Charge Measurement for 15 kV SiC MOSFET," ECCE2016

SPEC15 kV SiC MOSFET @20khz-100kHz







10 kV DCX: Two 15 kV SiC MOSFETs





MVDC Application

MVDC Voltage: 10 to 20 kV





Grid Edge Control Challenge



- Designed for unidirectional power flow and century-old transformer technology
 with little controllability
- Requires a wide spectrum of products for power quality improvement (SVC, active filter, voltage regulator, DVR, etc.)
- Strong coupling and won't isolate harmonics/other disturbances
- Not friendly for integration of renewable energy source (DC-typed sources need more conversion stages, synchronization), EV, electronic load

SST enabled distribution architecture



niconductor Power Electronics Cente

• FREEDM System: Core concept behind NSF's ten-year ERC investment



Power Electronics Solutions



Xu She, Alex Huang, "Review of Solid state Transformer in the Distribution system: From components to Field application," in Energy Conversion Congress and Exposition (ECCE), Raleigh, NC, 2012, pp. 4077-4084.



Solid State Transformer Prototypes



- 7.2 kV single phase transformer for distribution system
- Numerous advanced features and smart functions

SPEC Gen-III SST: Direct AC-AC Conversion (Type A-2)



Type A-2: (Uni-directional)

• Use diode bridge to replace MOSFET bridge: cost effective if only unidirectional power flow is needed. Only two HV SiC MOSFETs needed

Advantages

- ☐ High power density: 40kHz~100kHz+no dc capacitors → Power Density
- Current limit capability under over load conditions ---> Functionality
- Minimized system stored energy → Safety

Q. Zhu, L. Wang, A. Huang, K. Booth and L. Zhang, "7.2 kV Single Stage Solid State Transformer Based on Current Fed Series Resonant Converter and 15 kV SiC MOSFETs," in *IEEE Transactions on Power Electronics*.



Measured Efficiency (MV AC- LV AC)



Efficiency vs Load



60 Hz transformer efficiency



SPEC 15kV SiC GTO, n-IGBT and MOSFET



SiC bipolar devices are more suitable for high power and high temperature operation



22 KV P-GTO AND P-ETO



Based on 22 kV p-GTO

⊢►

P+

Qe

(three terminal device with voltage controlled turn-off and current controlled turn-on (Ig still



Ultra High Voltage Dynamic Tester





Excellent and Robust Turn-off Demonstrated

Slow first phase voltage rise (Reason: NPN gain > PNP Gain)



Opportunity: Circuit Breaker

1000A/cm² turn-off capability

(>20X time improvement over silicon) is possible



Solid state or hybrid circuit breaker



<2 ms interruption time

- t1 t2: mechanical switch delay: 1.5 ms;
- t2 t3: cap limited dv/dt (100A/0.5 uF~200V/us) rise b/c, ~40 us;
- t3 t4: MOV clamped at 7 kV, drives current to zero, ~105 us:
- t4 t5: diode reverse recovery and oscillation, ~100 us.



Conclusions

- SiC/GaN both are promising for high power density/high frequency applications.
 - GaN: low power application (<10 kW) at 600V or below utilizing unique packaging and small capacitance
 - SiC (600V to 1700V) with improved packaging, driving and soft switching, and high temperature (>200°C) will push the high dentistry boundary to higher power applications (10-100 KW)
- SiC MOSFET can scale to ultra high voltage (>10 kV)
 - Solid state transformer (SST) for grid edge, transform the century old grid into an active controlled power electronics grid
 - Other MV grid applications such as MVDC, MV charger, MV solar and storage etc. are emerging
- SiC bipolar devices (IGBT and GTO/ETO) can scale to ultra high voltage (>10 kV) and high temperature (>200°C) impacting
 - Solid state circuit breaker
 - HV pulse power application
 - MV Motor Drive
 - MMC HVDC